We fabricate a new polycrystalline silicon thin film tansistor (poly-Si TFT), entitled a gate-overlapped lightly doped drain (GO-LDD)TFT, which may reduce the leakage current without sacrificing the ON current. The GO-LDD TFT may be fabricated easily by employing the buffer oxide without any additional LDD implantation. Experimental results show that the leakage current of the proposed TFTs is reduced by the magnitude of two orders, compar€d with tlat of conventional nonoffset TFT, while the ON current is not decreased. It is found that the high temperature process in GO-LDD TFT with LPCVD SirNl passivation layer make it difficult to conhol tle carrier concentration of the LDD region.
I. INTRODUCTION
Polycrystalline silicon thin film transistors (poly-Si TFTs) have been much investigated for their possible application in active maffix liquid crystal display (AMLCD).
The anomalous leakage culrent of poly-Si TFTs is one of the key issues in the switching device application. It is well known that the dominant leakage culrent mechanism is the field emission via grain-boundary traps due to the large electric field near the drainr). In order to reduce the electric field near the drain, various offset-gate structured TFTs and field-induced-drain (FID) TFTs have been proposed2 '5 As the thickness of buffer oxide is varied from I l00A to 850A, the peak doping concentration of LDD region is varied from 2 x l0r7/cmt to I x l0re/cm3. The doping profile in the case of the PECVD SiN* passivation layer is very shallow compared with that of conventional LDD, which is formed by an additional LDD implant (Fig. 2a) . In case of LPCVD Si3N4 passivation layer, the doping distribution is almost constant throughout the whole poly-Si due to the significantly improved diffrrsion of implanted phosphorous atoms by the high deposition temperature (Fig. 2b) 
